Pop-up Image

Mr.Sateesh Kourav
APID: 2200
capJUNIOR RESEARCH FELLOWSHIP (JRF) at Indian Institute of Information Technology, Design & Manufacturing, Jabalpur JABALPUR, MADHYA PRADESH
Please login
 

Home / APID Profiles

My Biography

As a Junior Research Fellow in the Department of More Electronics and Communication Engineering, I contributed to research projects focused on embedded systems and VLSI design. Master of Technology (M.Tech) in Embedded System & VLSI Design Gyan Ganga Institute of Technology & Sciences (G.G.I.T.S), affiliated with Rajiv Gandhi Proudyogiki Vishwavidyalaya (R.G.P.V.), Bhopal [Year of 2022] Specialized in Embedded Systems and VLSI Design, with a focus on digital electronics, hardware-software integration, and advanced circuit design. Bachelor of Engineering (B.E.) Electronics and Communication Engineering] Gyan Ganga Institute of Technology & Sciences (G.G.I.T.S), affiliated with Rajiv Gandhi Proudyogiki Vishwavidyalaya (R.G.P.V.), Bhopal [Year of 2019] Completed foundational studies in engineering, gaining a broad understanding of electronics, digital systems, and related technologies. Publications: I have published 14 research articles in prestigious national and international journals, demonstrating my expertise and contributions to the field of Embedded Systems and VLSI Design.
Hardware-Software Integration: Skilled in integrating hardware and software components to create efficient and reliable embedded systems.
Programming Languages: Proficient in Verilog and VHDL for hardware description and system design.
Design Tools: Experienced with a variety of design tools, including Diptrace, Origin, Layout Editor, Draw.io, Microsoft Visio, Symicade, and Cadence.

Area Of Expertise

Electronics

Area of Intrest

FPGA

Honors and Awards

User has not updated his/her Awards & Honors.

Career Timeline

Academic Identity

User not updated academic id.

Project: An ASIC design of Area and Speed Efficient Floating-Point Arithmetic and Logical Unit Implementation on Hybrid FPGAs
Goal: Area and Speed Efficient ALU
Current Stage: completed
Starting Date: 13/05/2020
Sponsored by: GGITS
Projects
User has not updated his/her Conferences.

Feed

Dr. Shalmali Gadge

The area of my research is Human Resource Management , Organizational culture and organizational Read More development .
Like: 0

#Apid #Academic #researchers #scholars #academicians #students

DR. SANJOY KUMAR BORDOLUI

Hello

Like: 0

#Apid #Academic #researchers #scholars #academicians #students

Dr. Shekar H P

Hello…. Good Afternoon Team.

Like: 0

#Apid #Academic #researchers #scholars #academicians #students

KALYANI ALISETTY

I am working as Asst.Professor in MCA Department in ,Pune Maharashtra State
having more than 12+ yrs Read More of Experience
Like: 0

#Apid #Academic #researchers #scholars #academicians #students

KALYANI ALISETTY

Good at organizing events handling various activities in Curricular and Co-Curricular Read More activities.
Project Guidance and support provided to more than 100
+ students
Like: 0

#Apid #Academic #researchers #scholars #academicians #students

Avinash Ramteke

Hello,
I am working in the field of chemistry as well as nanoscience.

Like: 0

#Apid #Academic #researchers #scholars #academicians #students

Prasanta Das

Hello

Like: 0

#Apid #Academic #researchers #scholars #academicians #students

Dr.E.Madhusudhana Reddy

I cam work in these research areas: Data Analytics, Machine Learning, Predictive Modeling, Read More Cryptography & Network Security, Data Mining, Internet of Things & Cloud Computing.
Like: 0

#Apid #Academic #researchers #scholars #academicians #students

Dr Satish Baliram Patil

My area of research help in saving electricity & enhancing the hygiene of the people inhabiting Read More in Naturally Ventilated Buildings.
Like: 0

#Apid #Academic #researchers #scholars #academicians #students

Preeti Joshi

The area of my research is English Language, Linguistics, Communication and Literature. I am working Read More on Indic Studies too.
Like: 0

#Apid #Academic #researchers #scholars #academicians #students

User has not Posted Anything.

Publications

Project: An ASIC design of Area and Speed Efficient Floating-Point Arithmetic and Logical Unit Implementation on Hybrid FPGAs
Goal: Area and Speed Efficient ALU
Current Stage: completed
Starting Date: 13/05/2020
Sponsored by: GGITS
Projects

User has not updated his/her Conferences.

Editorial Roles
Electronics & Telecommunication Engineering

No Reviewing details added by the User